



PRODUCT SPECIFICATION

- □ Tentative Specification
- □ Preliminary Specification
- Approval Specification

MODEL NO.: V320BK1 **SUFFIX: PD1**

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your confirmation comments.	ation with your signature and

Approved By	Checked By	Prepared By
Chao-Chun Chung	Vincent Chou	Kevin Tsai

Date: 2 Mar. 2012 Version 2.0





CONTENTS

1. GENERAL DESCRIPTION	4
1.1 OVERVIEW	
1.2 FEATURES	
1.3 MECHANICAL SPECIFICATIONS	
2. ABSOLUTE MAXIMUM RATINGS	5
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	5
2.2 PACKAGE STORAGE	6
2.3 ELECTRICAL ABSOLUTE RATINGS	
2.3.1 TFT LCD MODULE	
3. ELECTRICAL CHARACTERISTICS	7
3.1 TFT LCD MODULE	
4. BLOCK DIAGRAM OF INTERFACE	10
4.1 TFT LCD MODULE	
5. INPUT TERMINAL PIN ASSIGNMENT	11
5.1 TFT LCD MODULE INPUT	11
5.2 BLOCK DIAGRAM OF INTERFACE	
5.3 LVDS INTERFACE	17
5.4 COLOR DATA INPUT ASSIGNMENT	19
5.5 FLICKER (VCOM) ADJUSTMENT	20
6. INTERFACE TIMING	21
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	21
6.2 POWER ON/OFF SEQUENCE	25
7. OPTICAL CHARACTERISTICS	27
7.1 TEST CONDITIONS	27
7.2 OPTICAL SPECIFICATIONS	28
8. DEFINITION OF LABELS	31
8.1 OPEN CELL LABEL	31
8.2 CARTON LABEL	31
9. PACKAGING	32
9.1 PACKING SPECIFICATIONS	32
9.2 PACKING METHOD	32
10. PRECAUTIONS	34
10.1 ASSEMBLY AND HANDLING PRECAUTIONS	34
10.2 SAFETY PRECAUTIONS	34
11. MECHANICAL CHARACTERISTIC	35

Version 2.0

Date: 2 Mar. 2012

2





REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver. 2.0	Mar. 02, 2012	All	All	Approval specification was first issued.

Version 2.0 Date: 2 Mar. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





1. GENERAL DESCRIPTION

1.1 OVERVIEW

V320BK1-PD1 is a 32" TFT Liquid Crystal Display product with driver IC and 2ch-LVDS interface. This product supports 1366 x 768 HDTV format and can display 16.7M colors (8-bit/color).

1.2 FEATURES

CHARACTERISTICS ITEMS	SPECIFICATIONS
Screen Diagonal [in]	31.5
Pixels [lines]	1366 × 768
Active Area [mm]	697.6845 (H) x 392.256 (V)
Sub-Pixel Pitch [mm]	0.17025(H) x 0.51075 (V)
Pixel Arrangement	RGB vertical stripe
Weight [g]	TYP. 905g
Physical Size [mm]	716.1(W) × 410.0(H) × 2.00(D) Typ.
Display Mode	Transmissive mode / Normallly black
Contrast Ratio	3000:1 Typ.
	(Typical value measure at CMI's module)
Glass thickness (Array / CF) [mm]	0.5 / 0.5
Viewing Angle (CR>20)	+88/-88(H), +88/-88(V) Typ. (CR≥20)
	(Typical value measure at CMI's module)
Color Chromaticity	* Please refer to "color chromaticity" on p.32
Cell Transparency [%]	5.4%
Polarizer Surface Treatment	Anti-Glare coating (Haze 3.5%)
	Hard Coating (3H)

1.3 MECHANICAL SPECIFICATIONS

Item	Min.	Тур.	Max.	Unit	Note
Weight		905		g	-
	The mounting incli screen center with				(2)

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Connector mounting position





2. ABSOLUTE MAXIMUM RATINGS

Global LCD Panel Exchange Center

2.1 ABSOLUTE RATINGS OF ENVIRONMENT


Item	Svmbol	Va	Unit	Note		
item	Symbol	Min.	Max.	Offic	Note	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	50	°C	(1), (2)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.









2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35° C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note
item	Symbol	Min.	Max.		Note
Power Supply Voltage	VCC	-0.3	13.5	V	(1)
Logic Input Voltage	VIN	-0.3	3.6	V	(1)





PRODUCT SPECIFICATION

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

	Parameter		Symbol	Value			Unit	Note
	raram	elei	Symbol	Min.	Тур.	Max.	Uniii	Note
Power Su	oply Voltage		V _{CC}	10.8	12	13.2	V	(1)
Rush Curr	ent		I _{RUSH}	_	_	3	Α	(2)
White Pattern Power Supply Current Horizontal Stripe Black Pattern		_	_	0.29	0.35	Α		
		Horizontal Stripe	_	_	0.46	0.56	Α	(3)
		Black Pattern	_	_	0.26	0.31	А	
	Differential Input High Threshold Voltage		V _{LVTH}	+100	-		mV	
	Differential Input Low Threshold Voltage		V _{LVTL}	_	7	-100	mV	
LVDS interface	Common Inp	Common Input Voltage		1.0	1.2	1.4	V	(4)
	Differential in	Differential input voltage		200	1	600	MV	
	Terminating Resistor		R _T		100	_	Ohm	
CMOS	Input High Threshold Voltage		V _{IH}	2.7	_	3.3	V	
interface	Input Low Th	Input Low Threshold Voltage		0	_	0.7	V	

Note (1) The module should be always operated within the above ranges.


Note (2) Measurement condition:

Date: 2 Mar. 2012 Version 2.0






PRODUCT SPECIFICATION



Vcc rising time is 470us




Note (3) The specified power supply current is under the conditions at Vcc = 12 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, $f_v = 120 \,^{\circ}\text{Hz}$, whereas a power dissipation check pattern below is displayed.

8 Date: 2 Mar. 2012 Version 2.0






PRODUCT SPECIFICATION



Note (4) The LVDS input characteristics are as follows:








PRODUCT SPECIFICATION

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE







5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE INPUT

CNF1 Connector Pin Assignment: (WF23-400-513C (FCN) or equivalent)

Pin	Name	Description	Note	
1	N.C.	No Connection	(1)	
2	SCL	I2C Serial Clock	(10)	
3	SDA	I2C Serial Clock	(10)	
4	N.C.	No Connection	(1)	
5	L/R_O	Output signal for Left Right Glasses control	(8)	
6	N.C.	No Connection	(1)	
7	SELLVDS	Input signal for LVDS Data Format Selection	(2)(5)	
8	N.C.	No Connection	(1)	
9	PWM0	Upper side scanning B/L signal in 3D mode (no reverse panel)	(9)	
10	PWM2	Lower side scanning B/L signal in 3D mode (no reverse panel)	(9)	
11	GND	Ground		
12	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0		
13	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0		
14	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	(7)	
15	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1		
16	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2		
17	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2		
18	GND	Ground		
19	OCLK-	Odd pixel Negative LVDS differential clock input	(7)	
20	OCLK+	Odd pixel Positive LVDS differential clock input	(7)	
21	GND	Ground		
22	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(7)	
23	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	(1)	
24	N.C.	No Connection	(1)	
25	N.C.	No Connection	(1)	
26	2D/3D	Input signal for 2D/3D Mode Selection	(3)(6)	
27	L/R	Input signal for Left Right eye frame synchronous	(4)(6)	
28	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	(7)	

11 Version 2.0 Date: 2 Mar. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





PRODUCT SPECIFICATION

29	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
30	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	
31	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	
32	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
33	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	ECLK-	Even pixel Negative LVDS differential clock input.	(7)
36	ECLK+	Even pixel Positive LVDS differential clock input.	(7)
37	GND	Ground	
38	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(7)
39	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	(7)
40	N.C.	No Connection	
41	N.C.	No Connection	(1)
42	N.C.	No Connection	(1)
43	N.C.	No Connection	
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(1)
48	VCC	+12V power supply	
49	VCC	+12V power supply	
50	vcc	+12V power supply	
51	VCC	+12V power supply	

Note (1) Reserved for internal use. Please leave it open.

Note (2) LVDS format selection.

L= Connect to GND, H=Connect to +3.3V or Open

SELLVDS	Note
L	JEIDA Format
H or Open	VESA Format

Note (3) 2D/3D mode selection.

L= Connect to GND or Open, H=Connect to +3.3V

2D/3D	Note
L or Open	2D Mode
Н	3D Mode

Date: 2 Mar. 2012



Global LCD Panel Exchange Center

PRODUCT SPECIFICATION


Note (4) Input signal for Left Right eye frame synchronous

$$V_{IL}$$
=0~0.7 V, V_{IH} =2.7~3.3 V

L/R	Note
L	Right synchronous signal
Н	Left synchronous signal

Note (5) SELLVDS signal pin connected to the LCM side has the following diagram.


R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)



System side R1 < 1K

Note (6) 2D/3D and L/R signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)



System side: R1 < 1K

Note (7) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

Note (8) The definition of L/R_O signal as follows

$$L= 0V$$
, $H= +3.3V$

Version 2.0

L/R_O	Note
L	Right glass turn on

13

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





|--|

Note (9) The definition of PWM 0/2 signal as follows

L= 0V , H= +3.3 \lor


PWM 0/2	Note
L	LED off
H	LED on

Note (10) Please reference Appendix A





5.2 BLOCK DIAGRAM OF INTERFACE



15 Version 2.0 Date: 2 Mar. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





PRODUCT SPECIFICATION

ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data

DE: Data enable signal DCLK: Data clock signal

- Note (1) The system must have the transmitter to drive the module.
- Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
- Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.




5.3 LVDS INTERFACE


JEIDA Format : SELLVDS = L

VESA Format : SELLVDS = H or Open

VESA LVDS format



JEDIA LVDS format



Version 2.0 17 Date : 2 Mar. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal DCLK : Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".





PRODUCT SPECIFICATION

5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

	·											Da	ata	Sigr	nal										
	Color				Re								G	reer	1						Bl				
	1	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4		G2	G1	G0	B7	B6	B5	B4	В3	B2		B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	7	:			:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	: 1		:	:	٠	:	:	:	:	:	:	:	:
Red	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ı (Cu	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:				:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:		÷	·	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
0.00	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	: .		:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	· ·	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage






5.5 FLICKER (VCOM) ADJUSTMENT

(1) Adjustment Pattern:

Flick pattern was shown as below. If customer need below pattern, please directly contact with Account FAE.

. Frame N



(2) Adjustment method: (Digital V-com)

Programmable memory IC is used for Digital V-com adjustment in this model. CMI provide Auto Vcom tools to adjust Digital V-com. The detail connection and setting instruction, please directly contact with Account FAE to refer CMI Auto V-com adjustment OI.





6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

The input signal timing specifications are shown as the following table and timing diagram.

	• .						
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	2D mode Frequency	F _{clkin} (=1/TC)	30	38	40	MHz	
	3D mode Frequency	F _{clkin} (=1/TC)	60	76	80	MHz	
LVDS Receiver	Input cycle to cycle jitter	T _{rcl}	-	-	200	ps	(3)
Clock	Clock Spread spectrum modulation range		F _{clkin} -2%	-	F _{clkin} +2%	MHz	(4)
	Spread spectrum modulation frequency	F _{SSM}	-	-	200	KHz	(4)
LVDS Receiver Data	Receiver Skew Margin	T _{RSKM}	-400		400	ps	(5)

6.1.1 Timing spec for Frame Rate = 50Hz@2D mode, 100Hz@3D mode

Signal	Item		Symbol	Min.	in. Typ. Max.			Note
F	2D mode		F _{r5}	47	50	53	Hz	
Frame rate	3D	mode	F _{r5}	F _{r5} 100 100 100			Hz	(7)
		Total	Tv	776	806	1018	Th	Tv=Tvd+Tvb
	2D Mode	Display	Tvd	768	768	768	Th	_
Vertical Active		Blank	Tvb	8	38	250	Th	_
Display Term		Total	Tv		968		Th	
	3D Mdoe	BD Mdoe Display Tvd 768			Th	(6), (8)		
		Blank	Tvb		200		Th	
		Total	Th	721	780	1003	Тс	Th=Thd+Thb
	2D Mode	Display	Thd	683	683	683	Тс	_
Horizontal Active		Blank	Thb	38	97	320	Тс	_
Display Term		Total	Th	721	780	1003	Тс	Th=Thd+Thb
	3D Mdoe	Display	Thd	683	683	683	Tc	_
		Blank	Thb	38	97	320	Тс	_



6.1.2 Timing spec for Frame Rate = 60Hz@2D mode, 120Hz@3D mode

Signal	Item S		Symbol	Min.	Тур.	Max.	Unit	Note
Frame rate	2D mode 3D mode		F _{r6}	57	60	63	Hz	
Frame rate			F _{r6}	120	120	Hz	(7)	
		Total	Tv	776	806	1018	Th	Tv=Tvd+Tv b
	2D Mode	Display	Tvd	768	768	768	Th	_
Vertical Active		Blank	Tvb	8	38	250	Th	-
Display Term		Total	Tv		806		Th	·
	3D Mdoe	Display	Tvd		768		Th	(6), (8)
		Blank	Tvb		38		Th	
		Total	Th	721	780	1003	Tc	Th=Thd+T hb
	2D Mode	Display	Thd	683	683	683	Tc	_
Horizontal Active		Blank	Thb	38	97	320	Тс	_
Display Term		Total	Th	721	780	1003	Tc	Th=Thd+T hb
	3D Mdoe	Display	Thd	683	683	683	Tc	_
		Blank	Thb	38	97	320	Tc	_

Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

Note (2) Please make sure the range of pixel clock has follow the below equation:


 $\mathsf{Fclkin}(\mathsf{max}) \ge \mathsf{Fr6} \times \mathsf{Tv} \times \mathsf{Th}$


 $F_{r5} \times T_{v} \times T_{h} \ge F_{clkin(min)}$






INPUT SIGNAL TIMING DIAGRAM





Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I $T_1 - TI$









PRODUCT SPECIFICATION

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM



- Note (6) Please fix the Vertical timing (Vertical Total =968 / Display =768 / Blank = 200) in 100Hz 3D mode and Vertical timing (Vertical Total =806 / Display =768 / Blank = 38) in 120Hz 3D mode
- Note (7) In 3D mode, the set up Fr5 and Fr6 in Typ. ±3 HZ .In order to ensure that the electric function performance to avoid no display symptom. (Except picture quality symptom.)
- Note (8) In 3D mode, the set up Tv and Tvb in Typ. ±30.In order to ensure that the electric function performance to avoid no display symptom.(Except picture quality symptom.)




6.2 POWER ON/OFF SEQUENCE

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

6.2.1 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.




Power ON/OFF Sequence





6.2.2 2D/3D MODE CHANGE SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON



- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.






7. OPTICAL CHARACTERISTICS

Global LCD Panel Exchange Center

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Та	25±2	°C		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	VCC	12	V		
Input Signal	According to typical v	alue in "3. ELECTRICAL (CHARACTERISTICS"		
Lamp Current	IL	16.5	mA		
Oscillating Frequency (Inverter)	FW	40	KHz		
Vertical Frame Rate	Fr	60(2D)	Hz		

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring in a windless room.







7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown as below. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
	Dad	Rcx			0.654		-	
	Red	Rcy			0.328		-	
		Gcx			0.275		-	
Color	Gcy	θ_x =0°, θ_Y =0° Viewing Angle at Normal	Тур.	0.591	Тур.	-	(0)	
Chromaticit		Всх	Direction Standard light source "C"	-0.03	0.131	+0.03	-	(0)
	Blue	Всу	Standard light source C		0.123		-	~
	NA // - //	Wcx			0.302		/ -	
	White	Wcy			0.354		-	
Center Tran	smittance	Т%	θ _x =0°, θ _Y =0°	-	5.4	-	%	(1),(6)
Contrast Ra	ntio	CR	with CMI module	2100	3000	-	-	(1),(3)
Response 1	e Time Gray to gray		θ_x =0°, θ_Y =0° with CMI Module	-	8.5	16	ms	(1),(4)
White Variation δW		θ_x =0°, θ_Y =0° with CMI module		-	1.4	-	(1),(5)	
	Harizantal	θ_x +		80	88	-		
Viewing	Horizontal	θ _x -	With CMI module	80	88	-	Dog	(1) (2)
Angle	Vertical	θ _Y +	vvitti Civii module	80	88	-	Deg.	(1),(2)
Vert	Vertical	Av-		80	88	-		

Note (0) Light source is the standard light source "C" which is defined by CIE and driving voltage are based on suitable gamma voltages. The calculating method is as following:

- Measure Module's and BLU's spectrum at center point. White is without signal input and R,G,B are with signal input. BLU (for V320BK1-LD1) is supplied by CMI.
- 2. Calculate cell's spectrum.
- 3. Calculate cell's chromaticity by using the spectrum of standard light source "C".


Note (1) Light source is the BLU which supplied by CMI and driving voltage are based on suitable gamma voltages.



PRODUCT SPECIFICATION

Note (2) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Autronic Conoscope Cono-80



Note (3) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (5).

Note (4) Definition of Response Time (T_R, T_F):



The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023. Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each other.






Note (5) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$



Note (6) Definition of Transmittance (T%) :

Measure the luminance of gray level 255 at center point of LCD module.

Transmittance (T%) =
$$\frac{\text{Luminance of LCD module}}{\text{Luminance of backligh unit}} \times 100\%$$






8. DEFINITION OF LABELS

8.1 OPEN CELL LABEL

The barcode nameplate is pasted on each open cell as illustration for CMI internal control.





8.2 CARTON LABEL

The barcode nameplate is pasted on each box as illustration, and its definitions are as following explanation

P.O. NO	Made in China
Part ID.	Quantities <u>10</u>
Model Name	
Carton ID. XXXXXXXXXX	xxxxx RoHS

(a) Model Name: V320BK1- PD1(b) Carton ID: CMI internal control

(c) Quantities: 10






9. PACKAGING

9.1 PACKING SPECIFICATIONS

- (1) 10 LCD TV Panels / 1 Box
- (2) Box dimensions : 810 (L) X 555 (W) X92 (H)mm
- (3) Weight :approximately 16Kg (10 panels per box)
- (4) 260 LCD TV Panels / 1 Group


9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method













10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the product during assembly.
- (2) To assemble backlight or install module into user's system can be only in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) It's not permitted to have pressure or impulse on the module because the LCD panel will be damaged.
- (4) Always follow the correct power sequence when the product is connecting and operating. This can prevent damage to the CMOS LSI chips during latch-up.
- (5) Do not pull the I/F connector in or out while the module is operating.
- (6) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (7) It is dangerous that moisture come into or contacted the product, because moisture may damage the product when it is operating.
- (8) High temperature or humidity may reduce the performance of module. Please store this product within the specified storage conditions.
- (9) When ambient temperature is lower than 10°C may reduce the display quality. For example, the response time will become slowly.


10.2 SAFETY PRECAUTIONS

- (1) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (2) After the product's end of life, it is not harmful in case of normal operation and storage.






11. MECHANICAL CHARACTERISTIC









Version 2.0 36 Date: 02 Mar. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





Appendix A.

A.1 I2C timing

Symbol	Parameter	Min.	Max.	Unit
t _{SU-STA}	Start setup time	250	-	ns
t _{HD-STA}	Start hold time	250	ı	ns
t _{SU-DAT}	Data setup time	80	1	ns
t _{HD-DAT}	Data hold time	0	-	ns
t _{su-sto}	Stop setup time	250	ı	ns
t _{BUF}	Time between Stop condition and next Start condition	500	ı	ns

